



Diode logic

A & B are logic voltages (0 or 5 V)



A	B	out	A	B	out
0	0	0	F	F	F
5	0	≈ 5	T	F	T
0	5	≈ 5	F	T	T
5	5	≈ 5	T	T	T


"OR"





A	B	out
0	0	0
0	1	0
1	0	0
1	1	1

"AND"

Wall wort



Transistors



$$I_E = I_C + I_B$$

Emitter

small

$$I_C = \beta I_B$$


β or h_{FE}

current gain of
transistor



$$\beta \approx 10 - 400$$

β is not good design parameter

Transistor Man



$V_c = \text{fixed power supply}$



If $V_{in} = 5V$, $V_{out} = 4.3V$

Rules: (for npn)

1. $V_{CE} > 0$

2. BE + BC act like diodes

3. Max values can't be exceeded

4. $I_C = \beta I_B$



Since β is not very constant,


Replace rule # 4 with

$$I_c = I_{\text{sat}} \left(e^{\frac{V_{BE}}{V_T}} - 1 \right)$$

$$V_T = \frac{k_B T}{e}$$

Ebers-Moll
model





Assume R_{LDR}
increases as
light hits it.